

COMPAL CONFIDENTIAL

MODEL NAME : Loki 15/17

PCB NO : DA8001BS000

BOM P/N : 431A7Y31L01

KBL-U+MEC1416 board 2017-07-18

REV : 1.0 (A00)

PCB R1	PCB R3
<p>ZZZ</p> <p>DA8001BS000</p> <p>PCB@</p> <p>PCB 21C LA-F115P REV0 M/B 3</p>	<p>ZZZ</p> <p>DAZ21C00101</p> <p>PCB_R3@</p> <p>PCB CAL50 LA-F115P LS-F111P GOLD A31 !</p>
KBL R1	KBL R3
<p>UC1</p> <p>SA0000AWC0L</p> <p>i7KBLR_1.8G_QS@</p> <p>S IC A31 FJ8067703281816 QNBF Y0 1.8G</p>	<p>UC1</p> <p>SA0000AWC2L</p> <p>i7KBLR_R3@</p> <p>S IC FJ8067703281816 SR3LC Y0 1.8G A31!</p>
<p>UC1</p> <p>SA0000A370L</p> <p>i5KBLU_2.5G_R1@</p> <p>S IC FJ8067702739739 SR2ZU H0 2.5G A31!</p>	<p>UC1</p> <p>SA0000AWB3L</p> <p>i5KBLU_R3@</p> <p>S IC FJ8067703282221 SR3LB Y0 1.6G A31!</p>
<p>UC1</p> <p>SA0000AWB1L</p> <p>i5KBLR_1.6G_QS@</p> <p>S IC A31 FJ8067703282221 QNEG Y0 1.6G</p>	<p>UC1</p> <p>SA0000B2Y1L</p> <p>i3KBLU_R3@</p> <p>S IC FJ8067702739765 SR3JY H0 2.7G A31!</p>
<p>UC1</p> <p>SA0000AQZ0L</p> <p>i7KBLR_1.8G_ES@</p> <p>S IC A31 FJ8067703281813 QN5C Y0 1.8G</p>	<p>UC1</p> <p>SA0000ADV3L</p> <p>KBLU_Pentium_R3@</p> <p>S IC FJ8067702739932 SR348 H0 2.3G A31!</p>
<p>UC1</p> <p>SA0000A344L</p> <p>i7KBLU_2.7G@</p> <p>S IC FJ8067702739740 SR2ZV H0 2.7G A31!</p>	<p>UC1</p> <p>SA0000ADL3L</p> <p>KBLU_Celeron_R3@</p> <p>S IC FJ8067702739933 SR349 H0 1.8G A31!</p>
<p>UC1</p> <p>SA0000ACL0L</p> <p>i3SKL_2.0G_SMB0@</p> <p>S IC FJ8066201931106 SR2UW D1 2G A31!</p>	<p>UC1</p> <p>SA0000ACL1L</p> <p>i3SKL_SMB0_R3@</p> <p>S IC FJ8066201931106 SR2UW D1 2G A31!</p>

@ : Un-pop Component
UMA@/DIS@ : UMA & DIS Type
U22@/U42@ : KBL U/KBL U-R
SKL@/KBL@:SKL/KBL
EC@ : EC
JP@/PJP@ : JUMP
EMI@/ESD@/RF@ : EMI, ESD and RF Component
@EMI@/@ESD@/@RF@ : EMI, ESD and RF Un-POP Component
TYPEC@EMI@/TYPEC@ESD@/TYPEC@RF@:EMI, ESD ,RFTYPEC Component
CMC@ : XDP Component
CONN@ : Connector Component
TP_WAKE@/NTP_WAKE@ : TouchPad wake
KBBL@ : KB Backlight
MMC@ : eMMC
FFS@ : Free Fall Sensor
TYPEC@ : typeC
DSX@ : Deep sleep
FP@:Finger Printer
M2_50@ : GPU R17M_2_50
2G@/2G_H@/2G_S@/2G_M@ : VRAM type
4G@/4G_H@/4G_S@/4G_M@ : VRAM type

LOKI@:Loki only
LOKI@EMI@/LOKI@ESD@:EMI/ESD LOKI Component
ODD@:ODD Component
LOKI@TYPEC@ : typeC
GEN8@:RTC GEN8
FTPM@:SW TPM

MAD@:LokiL only
MAD@RF@:RF MAD Component
GEN9@:RTC GEN9
TPM@:HW TPM

PCB R1
<p>ZZZ</p> <p>DA8001FO000</p> <p>PCB_R1_X32@</p> <p>PCB 21C LA-F116P REV0 M/B 3</p>
<p>UC1</p> <p>SA0000BVB0L</p> <p>i3KBLU_23e@</p> <p>S IC A31 FH8067703037315 QNMU J1 2.3G</p>
<p>UC1</p> <p>SA0000BVB1L</p> <p>i3KBLU_23e_R3@</p> <p>S IC FH8067703037315 SR3N6 J1 2.3G A31!</p>

Layout Dell logo



COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X00
PWB: 9HTP8

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F115P	0.1
				Date:	Friday, March 02, 2018	Sheet 1 of 65



Battery	RTC
Charger	Daughter board

Signal State	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF
DS3	LOW	HIGH	HIGH	ON	ON	OFF	OFF

Power Plane	Description	S0	S3	DS3	S4/S5	M3
+SDC_IN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
+17.4V_BATT++	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6V_DDR_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+1.0V_PRIM	System +1.0V power rail	ON	ON	OFF	ON*	ON
+1.0VS_VCCIO	+1.0VS IO power rail	ON	OFF	OFF	OFF	OFF
+1.0V_MPHYPLL	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	OFF	ON/OFF	ON
+0.95VS_DGPU	+0.9VS power rail for GPU	ON	OFF	OFF	OFF	ON
+1.35V_MEM_GFX	+1.35VS power rail for GPU	ON	OFF	OFF	OFF	ON
+1.2V_DDR	DDR4/L-RS +1.2V power rail	ON	ON	ON	OFF	ON
+2.5V_MEM	DDR4/L-RS +2.5V power rail	ON	ON	ON	OFF	ON
+1.8V_PRIM	System +1.8V power rail	ON	ON	OFF	ON*	ON
+1.8VS	System +1.8VS power rail	ON	OFF	OFF	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3.3V_ALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VALW_PCH	+3VALW power for PCH suspend rails	ON	ON	OFF	ON*	ON
+3VS	System +3VS power rail	ON	OFF	OFF	OFF	ON
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	ON
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	ON
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	OFF	OFF	OFF	ON
+RTC_CELL	RTC power	ON	ON	ON	ON	ON
+VCC_SA	System Agent power rail	ON	OFF	OFF	OFF	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF


[illegible]


USB 2.0	DESTINATION
1	USB2.0 port1
2	USB2.0 port3 , IO/B
3	USB2.0 Port2
4	TypeC
5	Camera
6	Card reader , IO/B
7	BT
8	Touch screen
9	Finger printer
10	WWAN , IO/B

USB3.0	PCI-E	SATA	DESTINATION
USB3.0-1			USB3.0 port1
USB3.0-2			WWAN , IO/B
USB3.0-3			USB3.0 port2
USB3.0-4			TypeC
USB3.0-5	PCI-E-1		GPU
USB3.0-6	PCI-E-2		GPU
	PCI-E-3		GPU
	PCI-E-4		GPU
	PCI-E-5		10/100 LAN
	PCI-E-6		WLAN
	PCI-E-7	SATA-0	SATA HDD
	PCI-E-8	SATA-1	SATA ODD
	PCI-E-9		NVME SSD
	PCI-E-10		NVME SSD
	PCI-E-11	SATA-1*	NVME SSD
	PCI-E-12	SATA-2	NVME SSD






Item	Pull-down	Pull-up	Voltage	Board ID/Model ID
1	100	10.0	3.000	EVT
2	100	13.7	2.902	
3	100	17.8	2.801	DVT1
4	100	22.1	2.703	
5	100	27.0	2.598	DVT2
6	100	32.4	2.492	
7	100	37.4	2.402	
8	100	49.9	2.201	Pilot
9	100	57.6	2.094	
10	100	64.9	2.001	
11	100	73.2	1.905	
12	100	82.5	1.808	
13	100	93.1	1.709	
14	100	107.0	1.594	
15	100	120.0	1.500	
16	100	137.0	1.392	
17	100	154.0	1.299	
18	100	200.0	1.100	
19	100	232.0	0.994	

Security Classification		Compal Secret Data		Compal Electronics, Inc. <i>Index and Configuration</i>	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				LA-F115P Date: Friday, March 02 2018	
				Sheet	3 of 65






Main Func = CPU




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	MCP(1/14)DDI,EDP,CSI2,EMMC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DETERMINED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev. 0.
				LA-F115P		
Date:				Friday, March 02, 2018	Sheet 6 of 65	

Main Func = CPU


DDR4 Interleaved Memory



Buffer with Open Drain Output For VTT power control



DDR4 COMPENSATION SIGNALS




CAD Note:
Trace width=12~15 mil, Spacing=20 mils
Max trace length= 500 mil

Security Classification	Compal Secret Data			Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	MCP(2/14)DDR4	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F115P	Rev 0.1
				Date: Friday, March 02, 2018	Sheet 7 of 65


Main Func = CPU

SPI_MOSI= SPI_IO0
SPI_MISO= SPI_IO1
PCH EDS R0.7 p.235~236






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title MCP(3/14)SPI,SMB,LPC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				LA-F115P		
				Date: Friday, March 02, 2018	Sheet 8 of 65	






Main Func = CPU



VRAM x32*2 / X16*2 Detect		
HIGH	X32 * 2pcs VRAM(LAF116)	
LOW	X16 * 4pcs VRAM(LAF115)	




NO REBOOT STRAP	
HIGH	No REBOOT
LOW(DEFAULT)	REBOOT ENABLE
Weak IPD	




LAF115 VRAM x16*4pcs

VRAM ID (PCBA VRAM Size Config.)	VBIOS_ID2 (GPP_D14)	VBIOS_ID1 (GPP_B17)
2G GDDR5	0	0
4G GDDR5	0	1
New 2G GDDR5	1	0
Reserved	1	1



LAF116 VRAM x32*2pcs

VRAM ID (PCBA VRAM Size Config.)	VBIOS_ID2 (GPP_D14)	VBIOS_ID1 (GPP_B17)
2G GDDR5_1	0	0
2G GDDR5_2	0	1
Reserved	1	0
Reserved	1	1



Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	MCP(4/14)GSPI,I2C,UART,ISH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F115P	
				Date	Friday, March 02, 2018
				Sheet	9 of 65

Main Func = CPU

<44> PEG_HTX_C_GRX_P[0..3] >> PEG_HTX_C_GRX_P[0..3]
 <44> PEG_HTX_C_GRX_N[0..3] >> PEG_HTX_C_GRX_N[0..3]
 <44> PEG_GTX_C_HRX_P[0..3] >> PEG_GTX_C_HRX_P[0..3]
 <44> PEG_GTX_C_HRX_N[0..3] >> PEG_GTX_C_HRX_N[0..3]

GPU ---->

LOM ---->

WLAN ---->




SATA HDD ---->

SATA ODD ---->

PCIe SSD ---->


PCIe SSD ---->

Vinafix.com



COMPENSATION PD FOR USBCOMP






CAD Note:
Max trace length= 1000 mil




GPIO	Device Control
USB_OC0#	USB Port 1
USB_OC1#	WWAN
USB_OC2#	USB Port 4 (Type-C)
USB_OC3#	NA

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2016/12/01				Title			
Deciphered Date				2017/12/01				MCP(5/14)PCIe,USB,SATA			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
								LA-F115P			
								Rev 0.1			
								Date: Friday, March 02, 2018			
								Sheet 10 of 65			




Main Func = CPU



TOP SWAP STRAP	
HIGH	ENABLE
LOW(DEFAULT)	DISABLE






Flash Descriptor Security override	
HIGH	DISABLE
LOW(DEFAULT)	ENABLE



Security Classification		Compal Secret Data		Compal Electronics, Inc. MCP(7/14)MISC,ITAG,HDA,SDIO	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, March 02, 2018
				Sheet	12 of 65


Main Func = CPU

Vinafix.com




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2016/12/01		Deciphered Date		2017/12/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						MCP(8/14)CFG.RSVD					
						Size		Document Number		Rev	
						LA-F115P		0.1			
						Date: Friday, March 02, 2018		Sheet 13 of 65			

Connector Less Routing Topology



PRIMARY CMC CONN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F115P
				Date:	Friday, March 02, 2018
				Sheet	14 of 65
				Rev	0.1


PSC(Primary side cap) : Place as close to the package as possible
BSC(Backside cap) : Place on secondary side, underneath the package

Component placement order:
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source

+VCC_CORE: 0.3~1.35V


+VCC_CORE(U22): 32A(MAX)

+VCC_CORE(U42): 64A(MAX)




VCCOPC,VCCOPC_1P8,VCCEPIO for SKYLAKE-U 2+3e
(w/ on package cache)

SVID ALERT



SVID DATA




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F115P
				Date:	Friday, March 02, 2018
				Sheet	15 of 65
				Rev	0.1

Main Func = CPU


+VCCGT: 0.3~1.35V
+VCCGTX : 0.3~1.35V

+VCC_GT(U22): 31A(MAX)
+VCC_GT(U42): 28A(MAX)



SOC PIN K52 AND AK52 SHOULD BE LEFT UNCONNECTED FOR CBL R U42 DESIGNS


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Friday, March 02, 2018
				Sheet	16 of 65



+1.0V_MPHYGT source


+1.0V_PRIM +1.0V_MPHYGT

I_{max} : 2.8 A



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2016/12/01	Deciphered Date		2017/12/01	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						MCP(13/14)PCH PWR				
						Size	Document	Number	Rev	
						LA-F115P				0.1
						Date: Friday, March 02, 2018				Sheet 18 of 65

Main Func = CPU



For Pre-ES Parts: Disconnect PCH CORE_VID[1:0] to the VR and fix PCH VCCPRIM_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE_VID[1:0] to the VR.


- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.


Security Classification		Compal Secret Data		Compal Electronics, Inc.									
Issued Date		2016/12/01		Deciphered Date		2017/12/01		Title					
								MCP(14/14)VSS					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Rev	
										LA-F115P		0.	
Date:								Friday, March 02, 2018		Sheet		19 of 65	

Main Func = DDR


Layout Note:
Place near JDIMM1.257,259






Layout Note:
Place near JDIMM1.258



Layout Note:
Place near JDIMM1.255



Layout Note:
Place near JDIMM1




All VREF traces should
have 10 mil trace width

LOTES_ADDR0206-P001A02~[
 DEREN_40-42271-26001RHF
 SP07001CY0L


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title		
THIS SHEET OF INFORMATION DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND BUSINESS INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DPR4 DIMMA RVS		
				Size	Document Number	Rev
				LA-F111P		0.1
Date:				Fri Jan 02 2018	Sheet 20 of 65	

Main Func = DDR


Layout Note:
Place near JDIMM2.258





Layout Note:
Place near JDIMM2.257,259




Layout Note:
Place near JDIMM2.255



Layout Note:
Place near JDIMM2


















<7> DDR_B_D0[0..63]
<7> DDR_B_MA0[0..13]
<7> DDR_B_DQS[0..7]
<7> DDR_B_DQS[0..7]




All VREF traces should
have 10 mil trace width

Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	DDR4 DIMMB STD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F115P	Rev 0.1
				Date	Friday, March 02, 2018
				Sheet	21 of 95




Security Classification	Compal Secret Data			Compal Electronics, Inc. Audio Codec ALC3246	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F115P
				Date:	Friday, March 02, 2018
				Sheet	23 of 65

Main Func = Audio Jack



Universal Jack
(Global Headset Jack + mic phone in + line in support)


Main Func = Audio Jack




Universal Jack
(Global Headset Jack + mic phone in + line in support)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio JACK	
Size	Document	Number	Rev	LA-F115P	
Date:		Friday, March 02, 2018		Sheet	24 of 65


Main Func = USB3.0 Port1




Maximum Output Current 2A



Main Func = USB2.0 Port3 + Card Reader on IO/B




Main Func = USB3.0 Port2







Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Site
				Document Number
				LA-F115P
				Rev
				0.1
				Date: Friday, March 02, 2018
				Sheet 26 of 65

Vinafix.com



INVERTER POWER


Main Func = TS



Security Classification	Compul Secret Data		Title		Compul Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Size		
THIS SHEET OF INFORMATION DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE TRANSMITTED, COPIED, REPRODUCED, OR DISCLOSED TO ANY OTHER PERSON OR FIRM WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. NO PART OF THIS INFORMATION DRAWING IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPUL ELECTRONICS, INC. THIS INFORMATION DRAWING IS THE PROPERTY OF COMPUL ELECTRONICS, INC. IT IS TO BE KEPT IN A SECURE PLACE AND NOT TO BE LOANED, REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR FIRM WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC.				LCD/Can/MIC/T.Panel LA-F115P		Rev 0.1
				Date: Friday, March 02, 2018		Sheet 28 of 66

Main Func = Power BTN Main Func = PWR LED


Low activated from KBC GPIO




Main Func = Battery LED

BJT
R1: 47 K
R2: 10 K

Low activated from KBC GPIO




Main Func = Unobtrusive Mode




VIH	2.1V
VIL	0.9V

07/28 change note: "SYS_LED_MASK#" from GPIO063 change to GPIO021


Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LED Board/Power Button			
				Size	Document Number	Rev	
				LA-F115P			
				0.1			
				Date: Friday, March 02, 2018			
				Sheet	29	of	65



Main Func = HDD&FFS



Main Func = ODD






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/FFS/ODD
Size	Document	Number	Rev	0.1
Customer	LA-F115P		Date: Friday, March 02 2018	
Sheet		31	of	65



Main Func = WLAN

A Key CONN

Vinafix.com





Reserved for NGFF Debug Card



Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF WLAN CONN	
				Size	Document Number
				LA-F115P	
				Date:	Rev
				Friday, March 02, 2018	0.1
				Sheet	32 of 65



Main Func = HDMI



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI L.Shifter/Conn	
Date: Friday, March 02, 2018		Sheet 33 of 65		Size	Document Number
				LA-F115P	Rev 0.1


Main Func = WWAN/B & VGA/B

Vinafix.com



Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2016/12/01	Deciphered Date		2017/12/01			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title		
						IO DB(WWAN/VGA)		
						Size	Document Number	Rev
						LA-F115P		0.1
						Date:	Friday, March 02, 2018	Sheet

RTL8111G-CGT (71.08111.U03/LDO Mode): 10/100/1000M < 252 mW.
RTL8106E-CG (071.08106.0003): 10/100M < 70mW.





UL1 1000P
RTL8111H-CG QFN 32P E-LAN CTRL
SA000080P00


UL1 1000P
RTL8106E-CG QFN32_4X4
SA000065Y00

LAN Chip (10/100/1000M & 10/100M co-layout)


RTL8111H-CG	RTL8106E-CG
SA000080P00	SA000065Y00
LDO mode	LDO mode
10/100/1000M	10/100M




LAN TransFormer (10/100/1000M & 10/100M co-layout)



+LAN_VDD33 Rising time (10%~90%) need
>0.5mS and <100mS.



	1.0V Source	RL1	CL15	CL18	CL19	CL20	CL8
RTL8111H-CG RTL8111G-CGT (71.08111.U03)	LDO	O	O	O	O	O	X
RTL8106E-CG (071.08106.0003)	LDO	X	X	X	X	X	O





Main Func = DC/DC

Vinafix.com

+5VS/+3VS for System

+3VALW_PCH for System
+1.2V_DDR TO +1.2V_VCCSFR_OC


NON-DSX (DQK1)
DSX (DQK1-L)



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F115P	0.1
				Date:	Friday, March 02, 2018	Sheet 36 of 65

Vinafix.com



NGFF Key M



PEDET	Module Type
0	SATA
1	PCIe

The diagrams illustrate various decoupling capacitor connections for a microcontroller:


- Diagram 1:** A 100nF capacitor is connected between the +5V_GND_P1 pin and the GND pin. A 10uF capacitor is connected between the +5V_GND_P1 pin and the GND pin. The capacitor is labeled "place near UT1.8".
- Diagram 2:** A 100nF capacitor is connected between the +5V_GND_P1 pin and the GND pin. A 10uF capacitor is connected between the +5V_GND_P1 pin and the GND pin. The capacitor is labeled "place near UT1.31/32".
- Diagram 3:** A 100nF capacitor is connected between the +5V_GND_P1 pin and the GND pin. A 10uF capacitor is connected between the +5V_GND_P1 pin and the GND pin. The capacitor is labeled "place near UT1.31/32".
- Diagram 4:** A 100nF capacitor is connected between the +5V_GND_P1 pin and the GND pin. A 10uF capacitor is connected between the +5V_GND_P1 pin and the GND pin. The capacitor is labeled "place near UT1.31/32".



Voltages for various platform on "CCG4 ID 1" pin and "CCG4 ID 2" pin


#	Platform	Voltage on CCG4_ID_1	Voltage on CCG4_ID_2
1	Single Port - Intel - DDM support - Armani 13" & 14"	L0	L7
2	Single Port - Intel - DDM support - Kyloren	L0	L6
3	Single Port - Intel - DDM support - Miyake	L0	L5
4	Single Port - Intel - DDM support - Loki 13"	L0	L4
5	Single Port - Intel - DDM support - Loki 15" & 17" (Motherboard is same)	L0	L3
6	Single Port - Intel - DDM support - StarLord KBL - R	L0	L2
7	Single Port - AMD - DDM not supported - Loki 15" & 17" (Motherboard is same)	L4	L0

Voltage level	Voltage value
L0	0V
L1	3.3V
L2	3.3V/2
L3	3.3V/3
L4	3.3V/4
L5	3.3V/5
L6	3.3V/6
L7	3.3V/7




Main Func = USB2/I2C Mux

Close to JUSBC1 <500mil




MUX_USB2_FILP	MUX_A_EN	MUX_B_EN	A0_OUT	B0_OUT
0	0	1	--	USB2
0	1	1	I2C	USB2
1	1	0	USB2	--
1	1	1	USB2	I2C


5V@3A





Type-C 5V Provide Path Control






Timing Diagram for S5 to S0 mode



Security Classification	Compul Secret Data		 Compul Electronics, Inc. Platform Power Sequence
Issued Date	2016/12/01	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OR INDIVIDUAL TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC. IT CONTAINS NO INFORMATION THAT IS SUBJECT TO PATENT OR COPYRIGHT PROTECTION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Title Date 2016 Friday, March 25, 2018
			Rev 01





Vinafix.com



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date:	Friday, March 02, 2018
				Sheet	42 of 65







+3V/+0.95V/+1.8V for GPU







R _{pu} (ohm)	R _{pd} (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11



SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8





Security Classification		Compal Secret Data		Compal Electronics, Inc. MESO_(3/5)_Power/GND		
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F115P	0.1
				Date:	Friday, March 02, 2018	Sheet 46 of 65


Main Func = GDDR5

Vinafix.com

MF=0





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MESO GDDR5 A0	
Size	Document Number	LA-F115P		Rev	
Date	Friday, March 02, 2016	Sheet	49	of	65




Power-Up/Down Sequence


1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
2. It is recommended that the 0.3-V rail ramp up first.
3. It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2 ms from the start of VDDC ramping up.
4. The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress? idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as 7.50 mV/μs).
5. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
6. For power down, reversing the ramp-up sequence is recommended.




samsung 4G



Hynix 4G




Micron 4G




LAF115 VRAM x16*4pcs

samsung 2G



Hynix 2G



Micron 2G




New Micron 2G




samsung 2G



Hynix 2G



Micron 2G



LAF116 VRAM x32*2pcs

Table 3-21 Resistor Divider Lookup T


R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.

For AMD R17M-M2-50 VRAM Only

Memory ID	4Gb R3 P/N	Vendor	Configuration	Size
000	SA00009T11L	SAMSUNG	S IC D5 128M32 K4G41325FE-HC28 FBGA A31	2GB
110	SA00008HQ1L	Hynix	S IC D5 128M32/3G H5GC4H24AJR-ROC A31	2GB
111	SA00009E31L	Micron	S IC D5 128M32 EDW4032BABG-70-F R A31	2GB

Memory ID	8Gb R3 P/N	Vendor	Configuration	Size
000	SA00009D11L	SAMSUNG	S IC D5 256M32 K4G80325FB-HC28 FBGA A31	4GB
110	SA00009U11L	Hynix	S IC D5 256M32 H5GC8H24AJR-ROC BGA A31	4GB
111	SA00009TV1L	Micron	S IC D5 256M32 MT51J256M32HF-70-A A31	4GB




Version Change List (P. I. R. List)

Vinafix.com

Page	Part reference	Change description	Reason
32	RW15	add RW15	[BITS32553] Some units auto power on when plug AC
29	RC224	add RC224	[BITS325233] LED light twice when plug AC on SUT
27	R72	add R72 for FR_SCAN# Pin +3VALW	[BITS317066] Can't turn off when press power button once on B0C6/B0C6M06/PSA/KR-R
26	BU2601	"BU1" change location to "BU2601"	Compal naming rule
29	SW2	add SW2	debug, for NPI debug purpose
25	DT1	DT1.1 from "+3.3V_VDD_PAC" change to "+3VALW"	Fixed can't change in S3, AC IN after battery plug.
38	DT1	DT1.2 from "+3valw" change to "+3.3V_ADP_DCBN	Fixed can't change in S3, AC IN after battery plug.
38	Q74	SW-AP Q74 S&D	Fixed Loli can't power on with TypeC adapter.
39	RT117RT116	add RT117RT116	Loli-L, Fixed TypeC DP on display issue.
9	UC1	add RC213 for 3.3V_TS_EN PD	Loli-L, for MS touch disable for PCH reset.
25	UE1	EC pin04 change net name to H_FEC1	GPIO table update.
9	UC1	net name from "BT_RADIO_DSM" change to "MUTEGOOD_EN"	GPIO table update.
11,22,25	UE1	"RTC_ENABLE" rename to "RTCST_ON"	GPIO table update.
8,25	UE1	netname from "ESPI_D00_EC" change to "ESPI_D00"	GPIO table update.
8,25	UE1	netname from "ESPI_D01_EC" change to "ESPI_D01"	GPIO table update.
8,25	UE1	netname from "ESPI_D02_EC" change to "ESPI_D02"	GPIO table update.
8,25	UE1	netname from "ESPI_D03_EC" change to "ESPI_D03"	GPIO table update.
8,25	UE1	netname from "ESPI_CLK_EC" change to "ESPI_CLK"	GPIO table update.
25	UE1	UE1.68 & UE1.88 change net	GPIO table update.
25	UE1	netname from "VCCDSW_EN" change to "VCCDSW_OFF#"	GPIO table update.
22	R59,R60,R61,R62,R63,R64,Q23,Q5	remove R59,R60,R61,R62,R63,R64,Q23,Q5	Loli-L, GEN9
22	R73,R78,R79,C59,C60,C61,D73,Q23,Q24	add R73,R78,R79,C59,C60,C61,D73,Q23,Q24	Loli-L, GEN9
34	WVAN	change WVAN pin define	Loli-L, Move IO extend to WVAN/B
25	UE1,CE40,CE41,RE14,RE17,RE7,RE78,RE79,RE80,CE42,CE41,CE40,RE13,RE14,RE15,ZA2Z7,6RZ17,C21	del UE1,CE40,CE41,RE14,RE17,RE7,RE78,RE79,RE80,CE42,CE41,CE40,RE13,RE14,RE15,ZA2Z7,6RZ17,C21	Loli-L, Move IO extender to WVAN/B
25	RE12	RE12.2 from "+3valw" change to "+3.3V_ALW_DS#"	Loli-L, Derive DS# from PDG.
39	U75	del U75.18 connect to U75.38	Loli-L, Fixed DP mux HSD switch issue.
39	RT115	add RT115	Loli-L, Fixed DP mux HSD switch issue.
25	UE7,CE505,CE504,RE34,RE536,RE537,QE13,CE503,RE530	add UE7,CE505,CE504,RE34,RE536,RE537,QE13,CE503,RE530	Loli-L, For WDT issue, Deep SX support.
37	CS28,CS33,CS34,CS35,CS36	del CS28,add CS33,CS34,CS35,CS36	Power change CAP value
39	RT97	RT97.2 from "TYPEC_DP_AUXN" change to "TYPEC_DP_AUXN_C"	Spec, Change to meet TI TUSB4464 spec.
39	RT94	RT94.2 from "TYPEC_DP_AUXP" change to "TYPEC_DP_AUXP_C"	Spec, Change to meet TI TUSB4464 spec.
39	UT2	netname from "VGA_DP_AUXN_C" change to "VGA_DP_AUXN"	Spec, Change to meet TI TUSB4464 spec.
39	UT2	netname from "VGA_DP_AUXP_C" change to "VGA_DP_AUXP"	Spec, Change to meet TI TUSB4464 spec.
39	CT69,CT70	del CT69,CT70	Vendor recommend, VGA/B already have CAP
38	RT60,RT61	del RT60,RT61	Vendor recommend.
32	RX9	reverse RX9	Vendor recommend.
21	RA8	from 100K change to 10K	Vendor recommend.
40	RT77,RT78	remove RT77,RT78	EC request
12	SW3,RC223	add SW3,RC223	for LOKIL NPI BIOS request
37,29	R81,R77	add R81,R77,R82,R83,Q25	for LED issue
	RA1,RA22	Change Footprint from "R_9609" to "R0805_06hm"	
	RA4,RA39,B15,RC17,RC169,RC170,RC171,RC173,RC174,RE7,R,ES0,RE66	Change Footprint from "R_9609" to "R0901_06hm"	
	RA2,RA5,RA17,RA18,RA6,RA3,RA37,RA40,RL13,RV9,RV10,RC9,R,RC106,RC107,RC97,R,RL13	Change Footprint from "R_9402" to "R0402_06hm"	Change to Short PAD
	RD4,RD5,RD6,RD8,RD14,RD16,RD18,RD28,RE37,RE42,RE60,RE61,RE63	Change Footprint from "R_9402" to "R0402_06hm"	
	L4	Change Footprint from "TNP4Q_MCM1012B900F06BP_4P" to "TNP4Q_MCM1012B900F06BP_4P-NPM"	Close solder mask
	LU2,LU3,LU5,LU6	Change Footprint from "TNP4Q_HCM1012GH900BP_4P" to "TNP4Q_HCM1012GH900BP_4P-NPM"	Close solder mask
	RT1,RT2,RT7,RT8,RT13,RT14,RT15,RT16,RT18	Change Footprint from "R_9402" to "R0402-NPM"	Close solder mask
	UL1,UL2,UL3,UL4	Change Footprint from "TNP4Q_HCM1012GH900BP_4P" to "TNP4Q_HCM1012GH900BP_4P-NPM"	Close solder mask
	RT1,RT42	Change Footprint from "R_9402" to "R0402-NPM"	Close solder mask
	UL3,UL4	Change Footprint from "TNP4Q_HCM1012GH900BP_4P" to "TNP4Q_HCM1012GH900BP_4P-NPM"	Close solder mask
34	TVGA	change TVGA pin define	
28	R85	add R85,IR_GNDGND	for LOKIL RF request
38	UT4	UT4.gnd3gnd4 short	mask2nd have different pin define
38	RT121	CT18 change to RT121	for U74 discharge


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EE Change list
Size	Document Number	Rev	LA-F115P	
Date:	Friday, March 02, 2018	Sheet	52	of 65

Main Func = DCIN/BATT CONN




DCIN AC Detector

PCS01




Main Func = CHARGER



Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY								
Issued Date		2016/12/01		Deciphered Date		2017/12/01						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			Compal Electronics, Inc.					
							PWR CHARGER					
				Size	Document Number				Rev	X00		
				Date:			Friday, March 02, 2018		Sheet	55 of 65		


Main Func = 3.3VALWP/5VALWP

Vinafix.com



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	PWR 3.3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, March 02, 2018
				Sheet	56 of 65


Main Func = +1.2V_DDR/+0.6V_DDR_VTT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.2V MEN/+0.6V DDR VTT	
Size		Document Number		Rev	
Custom		Date: Friday, March 02, 2018		Sheet 57 of 65	


Main Func = +1VALWP

+1.0V_PRIM
TDC 7.6 A
Peak Current 10.8 A
OCP Current 12 A Fix by IC
TYP MAX
Choke DCR 11.0mohm, 12.0mohm




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1VALWP	
Size	C	Document Number		Rev	X00
Date:	Friday, March 02, 2018	Sheet	58	of	65

Main Func = +1.8VALWP / +2.5VP




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/12/01	Deciphered Date		2017/12/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PWR +1.8VALWP / +2.5VP	
Size C		Document Number		Rev	
Date:				Friday, March 02, 2018	
Sheet				59 of 65	



Main Func = CPUcore IA/GT/SA

Vinafix.com



Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Rev	000
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY DIVISION OF R&D AND INFORMATION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
Date: Friday, March 05, 2018				Sheet	61 of 65

+VCC CORE

U4@ P0171
220U 2V_Y D2

U22@ P0171
220U 2V_Y D2

U22@ P0172
220U 2V_Y D2

U4@ P0173
330U D2_2V_Y

U4@ P0217
330U D2_2V_Y

U4@ P0218
330U D2_2V_Y

Total VCCORE Output Capacitor

3 X 330uF -D2==>U42

3 X 220uF -D2==>U22

32 X 22uF -0603==>U42

20 X 22uF -0603==>U22

35 X 1uF -0201==>U22

35 X 1uF -0201==>U22

+VCC CORE

Total VCORE Output Capacitor: 3 x 330.5 μ F \rightarrow 1113 μ F

```

3 X 350uF_U2==>U42
2 X 220uF_D2==>U22
32 X 22uF_0603==>U4
20 X 22uF_0603==>U3
30 X 1uF_0201==>U42
35 X 1uF_0201==>U22


```






+VCC_5V

Total VCCGT Output Capacitor


1 X 220uF_D2
35X 22uF_0603_X5R==>U22
33X 22uF_0603_X5R==>U42
4X0.47uF_0201
9X 1uF_0201




Total VCCSA Output Capacitor:
7 x 22µF 50V

7 X 22uF_0603
7 X 1uF_0201

For VGACORE



Security Classification	Confidential		Secret Data	Title		Compul Electronics Inc. PWR CPU / VGA / SA MLC	
Issued Date	2016/12/01	Declassified Date	2017/7/201	The SUBJECT OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS DOCUMENT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN CONSENT OF COMPAUL ELECTRONICS, INC.		This document is the property of COMPAUL ELECTRONICS, INC. and is loaned to you for your use only. It is not to be distributed, copied, or otherwise used without the written consent of COMPAUL ELECTRONICS, INC.	
Drawn	2	Checked	2	Date		February, March 12, 2018	



Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P51	PWR	20160321	COMPAL			0.1 (X00)
2	P56	PWR	20160321	COMPAL			0.1 (X00)
3							
4							
5							
6							
7							
8							